



# MC-4 SERVICE NOTES

## SPECIFICATIONS


First Edition

Memory Capacity	MC-4A (w/out OM-4) apx 3900 notes (16 K byte version) MC-4B (with OM-4) apx 12000 notes (48 K byte version)
•• OM-4:	optional memory board with interface for MTR-100
Output	4 channels each channel has: CV-1 [0V - 10.42V, 125 steps, 83.3mV/step] CV-2 [0V - 10.42V, 125 steps, 83.3mV/step] Gate [off = 0V, on = 12V] MPX [off = 0V, on = 12V] CV [0V - 10.42V] Gate [threshold + 2.5V] Calibration Knob CV [0V - 10.42V] Input [threshold + 2.5V] Output [0 - 5V]
Ext. Input	
Tempo CV Input	
Ext Sync	
Total Tune Knob	[+/- 100 cents]
Tempo Knob	[-50% to +100%]
Shift Map	7: CV1 + GATE 8: GATE REWRITE 9: TUNE 4: CV2 5: MPX 1: CV1 2: STEP TIME 3: GATE TIME 0: Available Memory (%)
Dimensions	471 x 348 x 124mm
Weight	6.1kg (MC-4A) 6.3kg (MC-4B)
Power	30 W






# MTR-100



## SIGNALS THROUGH RAM BOARD CONNECTORS

- RS0-RS2 : ADDRESSES A0-A2  
Select one of MT-2 internal 8 registers.
- D0-D7 : PARALLEL BUS  
Transfers 8 bit data from/to MT-2.
- ELCK : SYNC CLOCK derived from CPU CLOCK  
Controls MT-2 MT-2 operations.
- READ : Signals MT-2 direction of data flow on the data buss.
- SEL : Indicates that CPU names MT-2.  
Gates Buffers A, B and C.
- +5V : Informs Interface that MT-2 power is ON.

JAN.13,1982



ADDRESS BUS  
A14, A15 Used to select the following memory blocks through respective Address Decoders.

Address Decoder  
Memory  
IC32-IC36 ROMs on CPU Board  
IC1-IC8 RAMs on CPU Board  
IC1-IC8, IC16-IC25 RAMs on RAM Board

IC29 Used to select I/O Devices through Port Address Decoder  
IC57 on CPU Board. (See I/O MAP right)

IC29 70 D/A, MODE LED Display, DIN OUT, A/D IN, Clock Out, CYCLE SW IN  
IC30 40 Timing Signals Generation, Total Time measurement  
IC58 60 Key Scanning, Dot Display, Metronome, Mode sw IN, DIN IN

The numbers 40, 60 and 70 above, also shown in the CPU circuit diagram, are abbreviated I/O device numbers in hex. to be represented on address bus, that is x x 4 x, x x 6 x and x x 7 x. If bits 0111 (7) appear on A7-A4, IC57 selects IC29. Then bits on A1-A0 will cause one of the following in IC29 to be selected: 00-Port A, 01-Port B, 10-Port C and 11-Control Word Register. Similarly, if 0100 (4) are on A7-A4, IC57 selects IC30, and 00 on A1-A0 Counter 0.

DATA BUS  
Used to transfer Instructions and Data to/from I/O Devices and RAMs.

4MHz, square Clock signal derived from device-by-2 divider IC18

# PROGRAMMABLE PERIPHERAL INTERFACE 24 Programmable I/O Pins BASIC OPERATION

Pin	IO	RD	WR	CS	FUNCTION
P0-P3	0	0	0	0	DATA BUS - DATA BUS
P4-P7	0	0	0	0	DATA BUS - DATA BUS
P8-P11	0	0	0	0	DATA BUS - DATA BUS
P12-P15	0	0	0	0	DATA BUS - DATA BUS
P16-P19	0	0	0	0	DATA BUS - DATA BUS
P20-P23	0	0	0	0	DATA BUS - DATA BUS
P24-P27	0	0	0	0	DATA BUS - DATA BUS
P28-P31	0	0	0	0	DATA BUS - DATA BUS
P32-P35	0	0	0	0	DATA BUS - DATA BUS
P36-P39	0	0	0	0	DATA BUS - DATA BUS
P40-P43	0	0	0	0	DATA BUS - DATA BUS
P44-P47	0	0	0	0	DATA BUS - DATA BUS
P48-P51	0	0	0	0	DATA BUS - DATA BUS
P52-P55	0	0	0	0	DATA BUS - DATA BUS
P56-P59	0	0	0	0	DATA BUS - DATA BUS
P60-P63	0	0	0	0	DATA BUS - DATA BUS
P64-P67	0	0	0	0	DATA BUS - DATA BUS
P68-P71	0	0	0	0	DATA BUS - DATA BUS
P72-P75	0	0	0	0	DATA BUS - DATA BUS
P76-P79	0	0	0	0	DATA BUS - DATA BUS
P80-P83	0	0	0	0	DATA BUS - DATA BUS
P84-P87	0	0	0	0	DATA BUS - DATA BUS
P88-P91	0	0	0	0	DATA BUS - DATA BUS
P92-P95	0	0	0	0	DATA BUS - DATA BUS
P96-P99	0	0	0	0	DATA BUS - DATA BUS
P100-P103	0	0	0	0	DATA BUS - DATA BUS
P104-P107	0	0	0	0	DATA BUS - DATA BUS
P108-P111	0	0	0	0	DATA BUS - DATA BUS
P112-P115	0	0	0	0	DATA BUS - DATA BUS
P116-P119	0	0	0	0	DATA BUS - DATA BUS
P120-P123	0	0	0	0	DATA BUS - DATA BUS
P124-P127	0	0	0	0	DATA BUS - DATA BUS
P128-P131	0	0	0	0	DATA BUS - DATA BUS
P132-P135	0	0	0	0	DATA BUS - DATA BUS
P136-P139	0	0	0	0	DATA BUS - DATA BUS
P140-P143	0	0	0	0	DATA BUS - DATA BUS
P144-P147	0	0	0	0	DATA BUS - DATA BUS
P148-P151	0	0	0	0	DATA BUS - DATA BUS
P152-P155	0	0	0	0	DATA BUS - DATA BUS
P156-P159	0	0	0	0	DATA BUS - DATA BUS
P160-P163	0	0	0	0	DATA BUS - DATA BUS
P164-P167	0	0	0	0	DATA BUS - DATA BUS
P168-P171	0	0	0	0	DATA BUS - DATA BUS
P172-P175	0	0	0	0	DATA BUS - DATA BUS
P176-P179	0	0	0	0	DATA BUS - DATA BUS
P180-P183	0	0	0	0	DATA BUS - DATA BUS
P184-P187	0	0	0	0	DATA BUS - DATA BUS
P188-P191	0	0	0	0	DATA BUS - DATA BUS
P192-P195	0	0	0	0	DATA BUS - DATA BUS
P196-P199	0	0	0	0	DATA BUS - DATA BUS
P200-P203	0	0	0	0	DATA BUS - DATA BUS
P204-P207	0	0	0	0	DATA BUS - DATA BUS
P208-P211	0	0	0	0	DATA BUS - DATA BUS
P212-P215	0	0	0	0	DATA BUS - DATA BUS
P216-P219	0	0	0	0	DATA BUS - DATA BUS
P220-P223	0	0	0	0	DATA BUS - DATA BUS
P224-P227	0	0	0	0	DATA BUS - DATA BUS
P228-P231	0	0	0	0	DATA BUS - DATA BUS
P232-P235	0	0	0	0	DATA BUS - DATA BUS
P236-P239	0	0	0	0	DATA BUS - DATA BUS
P240-P243	0	0	0	0	DATA BUS - DATA BUS
P244-P247	0	0	0	0	DATA BUS - DATA BUS
P248-P251	0	0	0	0	DATA BUS - DATA BUS
P252-P255	0	0	0	0	DATA BUS - DATA BUS

In the MC-4 8255C operates in MODE 0 and 8253 in different MODES.

Pin	IO	RD	WR	CS	FUNCTION
P0-P3	0	0	0	0	DATA BUS - DATA BUS
P4-P7	0	0	0	0	DATA BUS - DATA BUS
P8-P11	0	0	0	0	DATA BUS - DATA BUS
P12-P15	0	0	0	0	DATA BUS - DATA BUS
P16-P19	0	0	0	0	DATA BUS - DATA BUS
P20-P23	0	0	0	0	DATA BUS - DATA BUS
P24-P27	0	0	0	0	DATA BUS - DATA BUS
P28-P31	0	0	0	0	DATA BUS - DATA BUS
P32-P35	0	0	0	0	DATA BUS - DATA BUS
P36-P39	0	0	0	0	DATA BUS - DATA BUS
P40-P43	0	0	0	0	DATA BUS - DATA BUS
P44-P47	0	0	0	0	DATA BUS - DATA BUS
P48-P51	0	0	0	0	DATA BUS - DATA BUS
P52-P55	0	0	0	0	DATA BUS - DATA BUS
P56-P59	0	0	0	0	DATA BUS - DATA BUS
P60-P63	0	0	0	0	DATA BUS - DATA BUS
P64-P67	0	0	0	0	DATA BUS - DATA BUS
P68-P71	0	0	0	0	DATA BUS - DATA BUS
P72-P75	0	0	0	0	DATA BUS - DATA BUS
P76-P79	0	0	0	0	DATA BUS - DATA BUS
P80-P83	0	0	0	0	DATA BUS - DATA BUS
P84-P87	0	0	0	0	DATA BUS - DATA BUS
P88-P91	0	0	0	0	DATA BUS - DATA BUS
P92-P95	0	0	0	0	DATA BUS - DATA BUS
P96-P99	0	0	0	0	DATA BUS - DATA BUS
P100-P103	0	0	0	0	DATA BUS - DATA BUS
P104-P107	0	0	0	0	DATA BUS - DATA BUS
P108-P111	0	0	0	0	DATA BUS - DATA BUS
P112-P115	0	0	0	0	DATA BUS - DATA BUS
P116-P119	0	0	0	0	DATA BUS - DATA BUS
P120-P123	0	0	0	0	DATA BUS - DATA BUS
P124-P127	0	0	0	0	DATA BUS - DATA BUS
P128-P131	0	0	0	0	DATA BUS - DATA BUS
P132-P135	0	0	0	0	DATA BUS - DATA BUS
P136-P139	0	0	0	0	DATA BUS - DATA BUS
P140-P143	0	0	0	0	DATA BUS - DATA BUS
P144-P147	0	0	0	0	DATA BUS - DATA BUS
P148-P151	0	0	0	0	DATA BUS - DATA BUS
P152-P155	0	0	0	0	DATA BUS - DATA BUS
P156-P159	0	0	0	0	DATA BUS - DATA BUS
P160-P163	0	0	0	0	DATA BUS - DATA BUS
P164-P167	0	0	0	0	DATA BUS - DATA BUS
P168-P171	0	0	0	0	DATA BUS - DATA BUS
P172-P175	0	0	0	0	DATA BUS - DATA BUS
P176-P179	0	0	0	0	DATA BUS - DATA BUS
P180-P183	0	0	0	0	DATA BUS - DATA BUS
P184-P187	0	0	0	0	DATA BUS - DATA BUS
P188-P191	0	0	0	0	DATA BUS - DATA BUS
P192-P195	0	0	0	0	DATA BUS - DATA BUS
P196-P199	0	0	0	0	DATA BUS - DATA BUS
P200-P203	0	0	0	0	DATA BUS - DATA BUS
P204-P207	0	0	0	0	DATA BUS - DATA BUS
P208-P211	0	0	0	0	DATA BUS - DATA BUS
P212-P215	0	0	0	0	DATA BUS - DATA BUS
P216-P219	0	0	0	0	DATA BUS - DATA BUS
P220-P223	0	0	0	0	DATA BUS - DATA BUS
P224-P227	0	0	0	0	DATA BUS - DATA BUS
P228-P231	0	0	0	0	DATA BUS - DATA BUS
P232-P235	0	0	0	0	DATA BUS - DATA BUS
P236-P239	0	0	0	0	DATA BUS - DATA BUS
P240-P243	0	0	0	0	DATA BUS - DATA BUS
P244-P247	0	0	0	0	DATA BUS - DATA BUS
P248-P251	0	0	0	0	DATA BUS - DATA BUS
P252-P255	0	0	0	0	DATA BUS - DATA BUS

**MC4**  
Indicates that the address bus holds a valid memory address for a memory read or memory write cycle.  
**RD**  
Indicates that lower 8 bits (I/O Device Number) are on the address bus for an I/O read or I/O write cycle.  
**WR**  
Indicates that the CPU wants to read data from memory or an I/O device.  
**INT**  
Indicates that the CPU data bus holds valid data to be stored in the addressed memory or I/O device.  
**INT**  
Used as Tempo Clock in PLAY mode and is accepted by the CPU after it completes the current instruction being executed provided that CPU internal INT enable flip-flop is set on.  
**WAIT**  
Used to time the lightings of Dot Matrix Display and Shift LEDs, Key Switch Scanning, and the outputtings of CV and GATE. Accepted by the CPU unconditionally upon finishing of current instruction.  
**RESET**  
Used to keep the CPU wait for 1 clock cycle to provide enough performance time for relatively low speed ROM and RAM being accessed by the CPU.  
**INT**  
Indicates Fetch cycle.  
Used to reset and start the CPU from a power down condition resulting from failure or initial start-up of the processor.

# CIRCUIT DESCRIPTION

## CPU BOARD

When CPU is initialized with power-on RESET signal, it wants to read operational program (software - instruction) stored at address (0000) to start controlling the MC-4.

With G<sub>0</sub> on the address bus (A11-A15) and MREQ, ROM Address Decoder IC60 selects ROM [A] IC36 which in turn transfers data from accessed memory cells to D0-D7. CPU proceeds steps with fetched instruction.

The following is one of steps will be done.

- (1) To transfer data to or from RAMs
- (2) To transfer data to or from I/O ports or Programmable Timer




Fig. 1

### (1) Accessing to RAMs IC1-IC3

The CPU places RAM address onto Address bus, then outputs necessary signals as shown in Fig. 2.

Eight 16K x 1 bit RAMs are connected in parallel to form a 16K x 8 bit RAM block. The 14 address bits required to decode 1 of the 16,384 cell locations within 16K4116 are multiplexed onto 7 address inputs (A0-A6) of RAMs. First, lower order 7 bits are fed to RAMs through RAM Address Multiplexers (IC9 and IC11) and latched into the RAMs' on-chip address latches by RAS. Second, higher order 7 bits are fed to the RAMs when SEL pins of IC9 and IC11 go low by the delayed MREQ coming through pin 8 of IC12. These 7 bits are latched into RAMs' chips with CAS and via RAM Address Decoders (IC10 and IC12), and an access to RAMs completes. Data are stored into selected cells by a combination of WRITE and CAS, or retrieved from the memories in a read cycle in which CAS is active low.

### (2) Accessing to Timer IC30 or I/O Ports IC29 and IC58

The CPU places port address (lower order 8 bits, A0-A7) onto the address bus, then outputs IORQ, etc. as shown in Fig. 3.

As previously explained in CPU terminal functions "ADDRESS BUS", Port Address Decoder (IC57) selects the device which in turn reads or writes data.

## ADDRESS MAP

ADDRESS	MAP
0000	ROM [A] IC36
	ROM ARRA
27FF	ROM [E] IC32
	BLANK
4000	IC1-IC8 (CPU BOARD)
	RAM AREA
8000	IC1-IC8 (RAM BOARD)
	IC16-IC23 (RAM BOARD)
C000	
FFFF	

## D/A CONVERTER

The digital outputs from the PORT A of INTERFACE (IC29) are level-shifted by the transistors (TR1-TR11), pass through the CMOS INVERTERS (IC27, IC28), and undergo addition by the weighing resistors to become an analog voltage. Since the MC-4 has eight CVs, eight data are sampled in the time sharing system by the 4051 DMPX (IC46), held by the 081 (IC47-IC54) and output to the output jacks.

The resolution of the D/A converter is 1/12V, which corresponds to a half-tone step voltage.

The resistance error at the most significant bit, which affects the output error most significantly, is corrected by adjusting the VR3.

The VR2, equivalent to the width control of a synthesizer, should be adjusted so that the output changes in 1/12V step. The VR4 is used for offset adjustment of IC25.

For the GATES (GT1-GT4) and MPXs (MPX1-MPX4), digital data are sampled by IC43 in the time sharing system (see Fig. 4).




Fig. 4

## CMT BLOCK

This block is composed of the input/output circuits for CMT DATA and TAPE SYNC CLOCK. The selection of CMT mode (CMT DATA) and PLAY mode (TAPE SYNC) is done by the hardware (IC41).

The output section delivers an approximately 2.1KHz signal when the DIGITAL DATA is H and an approximately 1.3KHz signal when the data is L (see Fig. 5).




Fig. 5

For frequency modulation, IC42 is wired as a function generator whose frequency shifts to the other as R121 is connected to disconnected from charging/discharging time constant by FET SW (TR15).

The zener diodes (D11, D12) are used to prevent the output of the comparator OP amp (operating on +12V and -15V) from becoming unbalanced and to keep the duty ratio of the oscillation square waveform to 50%. At the input section, a signal from the CMT/SYNC IN passes through a passive band-pass filter and is amplified by the OP amp (IC23). The signal further passes through a diode limiter, is amplified by IC22 and is separated into a signal for control and a signal for demodulation. The signal for demodulation is demodulated by the PLL (IC19) and the comparator (IC20) and is read via the 8255 INTERFACE (IC58).

The signal for control passes through a rectification circuit and is applied to the transistor switches (TR2, TR3) to set TP3 in active state. (While the CMT or SYNC signal is not inputted, TP3 is fixed at L level.) (See Fig. 6.)




Fig. 3



## CONTROL BOARD

### DOT DISPLAY, SHIFT LEDs, KEY SWITCHES

These circuits are configured in separate matrices in a conventional fashion but one dimension of these share the same output pins of an address decoder IC1.

The address decoders (IC1 and IC2 in combination) places an L at output pins in sequence in synch with NM1 clock brought into the pin of CPU as shown in Fig. 7. The following description will explicate Dot Display only since Shift LEDs and KEY-scanning are self explanatory.




Fig. 7

### DOT DISPLAY

Character signal consisting of 5 x 7 dots from the Dot Matrix Decoder IC9 is applied to fluorescent lamp indicator 16-MD-022 in which the same dots in the individual digits are connected in parallel and led out as a common terminal, and the digit electrodes have individual leads (G1-G15) for external connection.

Although the same dot signals are fed to all digits simultaneously, only one digit whose grid is now H is allowed to illuminate — called dynamic lighting. But for human eyes those flickers are not perceptible. Since filament laid across the tube serves as a common cathode for all digits, DC heating will cause brightness imbalance among digits due to potential variations between electrodes and the cathode.

### METRONOME

Output from oscillator IC7 is shaped into metronome-like sound with percussive envelope developed in Tr35, C5 and R116 circuit.

### TEMPO CLOCK GENERATOR

When nothing is connected to the TEMPO CV Jack, a constant DC voltage of approximately 4.17V is applied to pin 5 of IC6 when the TEMPO control is set at the center. The voltage is applied to the VCO through IC6 and IC5, and the VCO oscillates at approximately 100KHz. Since the VCO's oscillation frequency changes linearly to the input voltage, when the input voltage is doubled, the oscillation frequency is also doubled. When the linearity is improper (especially at the high frequency range), the slew rate of IC3 is slow or TR31 is defective in most cases.

When an external CV is applied to the TEMPO CV IN Jack, the TEMPO CLOCK is subjected to frequency modulation.



JAN.13,1982

CPU BOARD OPH140(149H140)(pcb 052H249C)

MC-4


- DZ Metal film CRB250Z (0.5% 25PPM)
- Carbon R-25J
- Metal film CRB25FX (1% 100PPM)
- Metal film CRB25DY (0.5% 50PPM)
- Metal film CRB25BY (0.1% 50PPM)
- 2SC1615-GR
- 2SA1015-GR
- 2SK30A-GR
- Trimmer SR-19R
- Resistor array
- Metal film trimmer RJ-6P
- Metal film trimmer RJ-6S
- Mylar (10%)
- Polypropylene (5%)
- Ceramic
- 1S2473
- Zener
- LED TLR124 (or GL-3AR1)
- 2SA682Y
- Test point LC-2S
- Jumper

SUPPLY VOLTAGES  
PIN CONNECTIONS  
(Top view)














CPU BOARD		CNA ↔ DIN	
1	CK	}	DINOUT
2	CONT		
3	START/STOP	}	DIN IN
4	CK		
5	CONT		
6	START/STOP		

10	0.5ND
9	0.5ND
8	+5V
7	+5V
6	-22V
5	-22V
4	0.5ND
3	0.5ND
2	+12V
1	+12V

CPU BOARD power	CN3	→	supply
	1	GND	
	2	GND	
	3	+5V	
	4	+5V	

	1	ELCK	2	AND
	5	READ	7	
	6	D7	6	
	9	D6	8	
	7	D5	9	
	10	D4	10	
	13	D3	14	
	17	D2	18	
	19	D1	18	
	20	00	22	
	21	SLL	22	
	23	R52	24	
	25	R51	26	
	28	R50	28	
	30	+S+	30	
	31		32	
	33	-	34	


5	CMT/ SYNC IN
4	CMT/ SYNC OUT
3	PEDAL STOP
2	JACK (DIN) GND
1	PEDAL START
CPU BOARD CN 7 ↔ JACK	

CPU BOARD	CN6	←	CN1
			A. GND
			EXT. CV IN
			EXT. CV IN
			SYNCH. CK. IN
			MPX 4
			MPX 3
			MPX 2
			MPX 1
			GATE
			CY 1-2
			-1-1
			-2-2
			-2-1
			-3-2
			-3-1
			-4-2
			-4-1
			A. GND
			40

20 BOARD	CN2	→
A7	A6	A5
A4	A3	A2
A1	A0	A15
D-GND	D-GND	D-GND
-5V	-5V	-5V
+5V	+5V	+5V
+12V	+12V	+12V
+12V	+12V	+12V
+5V	+5V	+5V
D-GND	D-GND	D-GND
EXT IN1	EXT IN1	EXT IN1
D-GND	D-GND	D-GND
W5	W5	W5
MD	MD	MD
20V-D5	20V-D5	20V-D5
D7	D6	D5
D4	D3	D2
D1	D0	D0
B8	B8	B8
MM-D5A1B1B	MM-D5A1B1B	MM-D5A1B1B
50	50	50

50	TEMP - CV
48	A . GND
46	5 . GND
44	EDT
42	PLAY
40	CMT
38	MODE
36	INT - CK
34	PAPE / INT STIM
32	DIN - CK IN
30	COM - CK
28	DE BAL STIM
26	FEED - WORK
24	- 15V
22	- 12V
20	D - GND
18	D - GND
16	D - GND
14	+5V
12	+5V
10	+5V
8	C - GND
6	C - GND
4	+5V
2	+5V
1	CNT

CONTR. BOARD



5 x 7 DOT MATRIX DECODER  
LI-2048 (Top View)  
Surface mounted at foil side)

Pfn No.	Signal I/O	Description	Pfn No.	Signal I/O	Description
1	NC		31	D <sub>26</sub>	Dot display output
2	NC		32	D <sub>26</sub>	"
3	NC		33	D <sub>25</sub>	"
4	D <sub>25</sub>	Dot display output	34	D <sub>24</sub>	Dot display/print output
5	D <sub>24</sub>	"	35	D <sub>22</sub>	Dot display output
6	D <sub>23</sub>	"	36	D <sub>23</sub>	"
7	D <sub>20</sub>		37	D <sub>19</sub>	"
8	GND		38	GND	
9	D <sub>22</sub>	Dot display output	39	D <sub>26</sub>	Dot display output
10	D <sub>21</sub>	Dot display/print output	40	A <sub>8</sub>	Dot select input
11	D <sub>20</sub>	Dot display output	41	A <sub>1</sub>	"
12	D <sub>19</sub>	"	42	A <sub>2</sub>	"
13	D <sub>18</sub>	"	43	A <sub>3</sub>	"
14	D <sub>17</sub>	"	44	A <sub>6</sub>	"
15	D <sub>15</sub>	Dot display/print output	45	A <sub>5</sub>	"
16	NC		46	NC	
17	NC		47	A <sub>6</sub>	Dot select input
18	D <sub>11</sub>	Dot display/print output	48	A <sub>7</sub>	"
19	D <sub>12</sub>	Dot display output	49	A <sub>8</sub>	"
20	D <sub>13</sub>	"	50	A <sub>9</sub>	"
21	D <sub>14</sub>	"	51	CE <sub>1</sub>	Chip enable input
22	D <sub>15</sub>	"	52	CE <sub>2</sub>	Display/print select input
23	D <sub>21</sub>	Dot display/print output	53	A <sub>8</sub>	"
24	D <sub>22</sub>	Dot display output	54	D <sub>23</sub>	Dot display output
25	D <sub>23</sub>	Dot display output	55	D <sub>24</sub>	Dot display output
26	D <sub>24</sub>	"	56	D <sub>25</sub>	"
27	D <sub>25</sub>	"	57	D <sub>22</sub>	"
28	D <sub>21</sub>	Dot display/print output	58	D <sub>21</sub>	Dot display/print output
29	NC		59	NC	
30	D <sub>22</sub>		60	NC	

Pin Table


## WIRING DATA TABLE






[illegible]

KEY ASSY No. 2-No. 5  
Switch KEH10903  
KEY TOP KT3-1 BLUE or IVORY










A B C D E F G H I J K L M N O P Q R S T U V W X Y Z



RAM BOARD OPH143(149H143)  
2 (pcb 052H333C)





PSH67(146H067) 220/240V  
PSH66(146H066) 100/117V



PT Secondary Rating




**JACK BOARD**  
**OPH142(149H142)**  
**(pcb 052H285C)**




**CONNECTOR BOARD**  
**OPH144(149H144)**  
**(pcb 052H331)**


Connector PCN-704Q034 AU/L




## Dual D-FFs with preset and clear



### DUAL 4-INPUT NAND GATE




## QUAD 2-INPUT MULTIPLEXER




ENABLE	SELECT INPUT	INPUTS		OUTPUT
	S	$I_0$	$I_1$	Z
H	X	X	X	L
L	H	X	L	L
L	H	X	H	H
L	L	L	L	L
L	L	H	X	H

HEX 3-STATE INVERTER BUFFER  
SEPARATE 2-BIT AND 4-BIT SECTIONS




TRUTH TABLE		
INPUTS		OUTPUT
E	D	
L	L	H
L	H	L
H	X	(Z)


## 1-OF-8 DECODER/DEMULTIPLEXER



### DUAL 1-OF-4 DECODER




Octal 3 State Bus Transceivers  
(TOP VIEW)



ENABLE G	DIRECTION CONTROL DIR	OPERATION
L	L	8 data to A bus
L	H	Adds to B bus
H	X	Isolation

H = high level, L = low level, X = irrelevant


16,384 X 1-BIT DYNAMIC RAM




## PIN CONNECTIONS

PIN NAMES	
AN A6	WRITE
CAS	READ/WRITE INPUT
QIN	V <sub>BB</sub> POWER (1-6V)
DATA	V <sub>CC</sub> POWER (1-5V)
DATA	V <sub>DD</sub> POWER (1-2V)
DATA	V <sub>SS</sub> GROUND


### DUAL MONOSTABLE MULTIVIBRATOR




QUAD EXCLUSIVE "OR" GATE




V<sub>DD</sub> = Pin 14  
V<sub>SS</sub> = Pin 7  
(Both Devices)




### Multipler/Demultiplexer



### 8-Bit Addressable Latch


[illegible]

## DUAL BCD UP COUNTER



CLOCK	ENABLE	RESET	ACTION
1	1	0	Increment Counter
0	1	0	Increment Counter
0	X	0	No Change
X	1	0	No Change
0	0	0	No Change
1	1	0	No Change
X	X	1	No Change

(Top View)








## 1 CMT CV REF

- If trimmer wiper is frozen, try adjusting at component side.

1-2 Comme

- 1-1 et controls: TOTAL TUNE - center  
                  TEMPO         center
- 1-2 Connect CH-4 GV2 and TEMPO GV IN jacks  
    with a cord.
- 1-3 Input data as shown right.




- 2 CMT FREQ, LINEAR, OFFSET

- 2-1 Observe steps 1-1 and 1-2 above.
- 2-2 Enter data as illustrated at right.
- 2-3 Connect frequency counter to collector of TR28.
- 2-4 Adjust VRs respectively for the

2-5 Repeat adjustment until correct frequencies are obtained.

4	7	3	100
---	---	---	-----

## CONTROL BOARD



- Flip CODE for ELAV
- Block
- 4 1 1 1
- 4 2 1 -
- 4 101 1 -
- 4 111 4?






# MTR-100 SERVICE NOTES

*First Edition*

## SPECIFICATIONS

Memory Capacity ..... 250 K bytes (Each side of a tape)  
 Dimensions ..... 218 x 348 x 118 mm  
 Weight ..... 3.4 Kg  
 Power ..... 25 W (Dom), 30 W (Exp)  
 Accessories ..... Connection cable x 1  
 Data cassette x 1



## PARTS LIST

CHASSIS		POTENTIOMETER	
061H129	Chassis H129 (MAIN)	TRIMMER	
061H130	Chassis H130	13299109	1KΩ (SR19R)
PANEL		RESISTOR	
072H089	PANEL H89	MO-4S	
107H062	Question H62	13839146F0	1.0Ω (3W)
048H026	Heat sink H26	13839147F0	1.5Ω (3W)
083H039	Side panel (right) H39	CONNECTOR	
083H040	Side panel (left) H40	13439178	FCN-7040034-AU/L 34 pin
FLAT CABLE		13439123	5045-07A
053H135	Flat cable H135	13439180	5273-07A
053H136	Flat cable H136	POWER TRANSFORMER	
CASSETTE UNIT		022H046J	PTH-046J 100V
12439502	MT-2	022H046C	PTH-046C 117V 3P CSA
POWER SWITCH		022H046D	PTH-046D 220V, 240V
13149103	2W: X11	FUSE	
PCB		12559133	MGPI.0A
146H068	Power supply board PSH68 100/117V (pcb 052H334)	12559532	CEE T630mA
146H069	Power supply board PSH69 220/240V (pcb 052H334)	12559514	CEE T2.0A
149H160	LED board OPH160 (pcb 052H336)	12559516	CEE T3.15A
149H145	Connector board (pcb 052H331)	NOISE FILTER	
SEMICONDUCTOR		12449219	ZG81201-11 (100/117V)
IC		12449220	ZMB2201-13 (220/240V)
15189101F0	μA7230C	OTHERS	
TRANSISTOR		2215050300	Long nut #3 (18mm)
15129114	2SC1815-GR	2215050100	Long nut #1 (10mm)
15129825	2SD844-O		
DIODE			
15029103	TLR124 (LED)		
15019103	1S2473		
15019250	DS58N-M		
15019634	RD3.9EB		

